Abstract-We introduce a methodology to implement the physiological transition between distinct neuronal spiking modes in electronic circuits composed of resistors, capacitors and transistors. The result is a simple neuromorphic device organized by the same geometry and exhibiting the same input-output properties as high-dimensional electrophysiological neuron models. Preliminary experimental results highlight the robustness of the approach in real-world applications.
I. INTRODUCTION
Nature offers spectacular examples of energy-efficient, lightweight control architectures. Flight control in an animal like a honeybee outperforms the latest robotic architectures in terms of energy consumption, adaptability, robustness, and dimensions. Neuromorphic engineering aims at emulating the way in which biological neuronal systems perceive and represent the outside world, take decisions and develop computations, and command motor outputs [1] , [2] .
In implementing the dynamical behavior of biological neurons in electronic hardware we face the compromise between fidelity of the reproduced behavior and complexity of the designed circuit. Existing silicon neuron designs span a variety of solutions: from detailed implementation of neuron biophysics [3] to implementation of simple, abstract neuron models [4] . Both approaches have advantages and disadvantages, and it is an active research area to determine which implementation to use depending on the desired objective [5] .
The possibility of robustly and rapidly switching between distinct activity modes is one of the peculiarity of biological neurons, which allows them to adapt their inputoutput response to internal and environmental conditions. Two fundamental neuronal activity modes are tonic spiking and bursting. Tonic spiking describes the slow, regular generation of spikes in the neuron membrane potential. Bursting describes the alternation between moments of low membrane potential and moments of high oscillatory activity, in which spikes are generated at very high frequency. The transition between tonic spiking and bursting plays a major role in neuronal information processing by modulating neuron input-output behavior [6] , [7] , [8] .
We showed [9] , [10] that all biological neurons share the same geometry at the transition between distinct spiking modes. In particular, this transition can be described in a simple, abstract model given by the normal form of an organizing singularity. Roughly speaking, a singularity describes a highly degenerate and fragile situation that correspond to the transition between distinct regimes [11] . There is a direct correspondence between biophysical parameters and mathematical parameters in the abstract model, which leads to a novel mathematical understanding of robustness and modulation of neuronal activity [12] . We further showed that the same qualitative picture can be realized in simple inputoutput circuits [13] .
In this paper we follow the recipe provided in [13] to design a neuromorphic circuit with the property of exhibiting the same qualitative geometry, robustness, modulation capabilities, and input-output behavior as biophysical neuron models. As a first, biologically relevant illustration, we focus on the transition between tonic spiking and bursting. The resulting circuit solely uses six transistors and passive elements and its robust real-world implementation in low-cost components solely uses four additional transistors to overcome loading effects.
The key contributions with respect to existing neuromorphic design methods [5] , [14] , [15] are threefold. First, the equivalence (from a geometric, dynamical systems, and input-output perspective) of the designed circuit and high-dimensional biophysical neuron models close to the transition between distinct spiking modes is a provable consequence of the used approach. Second, the geometric nature of our methodology avoids laborious and non-constructive parameter fitting procedures, and, third, it also ensures robustness to components variability in real-world applications.
In Section II we rapidly review the results in [9] , [10] , [13] . Grounded in these works, we derive an implementation of our neuromorphic device in Section III and simulate it in ngspice [16] (the code can be found in the Appendix). The actual implementation of this circuit and preliminary experimental tests are reported in Section IV. Future directions are discussed in Section V.
II. THE GEOMETRY OF NEURONAL BEHAVIORS AND ITS

BLOCK REALIZATION
Electrophysiological models of neurons are constructed upon the seminal work of Hodgkin and Huxley [17] . They all share the physical interpretation of the nonlinear RC circuit depicted in Fig. 1 -A. The capacitor models the neuron lipidic membrane and the other branches, containing a voltage source and a variable resistance, model the flow of a specific ion across the membrane.
Ion flow across the membrane is dynamically regulated by the membrane potential via opening and closing of ion channels, which makes the circuit in Fig. 1 -A highly nonlinear. As such, it can exhibit a rich variety of dynamical behaviors. The present paper focuses on two fundamentals behaviors shared by almost all neuron types: the tonic spiking behavior of Fig. 1 -B left and the bursting behavior of Fig. 1 -B right.
Reproducing tonic spiking and bursting, as well as the transition between these two modes, in an electrophysiological model requires an empirical tuning of the many biophysical parameters that usually ends up in an extensive brute-force computational parameter search [19] . A different approach relies on bifurcation theory [20] .
Roughly speaking, bifurcation theory makes the ansatz that the vector field associated to an electrophysiological model undergoes some qualitative change at the transition between two distinct activity modes.
We showed in [9] , [10] that the bifurcation associated to the transition between tonic spiking and bursting can be algebraically tracked by exploiting the multi-timescale nature of electrophysiological neuron models and by detecting a transcritical singularity in the critical manifold of the associated singularly perturbed dynamics. We refer the reader to [21] for an introduction to geometric singular perturbation theory and to [11] for singularity theory concepts.
The power of this analysis is that we can visualize the geometry of the tonic spiking-bursting transition in a lowdimensional normal form of the organizing singularity:
where λ is called the bifurcation parameter, α, β are called unfolding parameters, and 0 < ε u ε s 1 model timescale separation between the three state variables x, y and z. The system is driven by the external input u. The distinction between bifurcation and unfolding parameters is instrumental to the tools used in the construction of the normal form (1) , that is, singularity theory applied to bifurcation problems [11] .
The main theorem in [10] provides constructive conditions on the parameters in model (1) to enforce the existence of a bursting attractor. This attractor exists for parameters close to the same transcritical singularity organizing the transition between tonic spiking and bursting in biophysical conductancebased models. As a corollary, the results in [10] therefore provide a geometric way of exploring the transition between bursting and tonic spiking. 
that is, the x-nullcline composed of x steady states as y and z vary. The fundamental geometric shape underlying the transition between tonic spiking and bursting is the mirrored hysteresis bifurcation diagram introduced in [10] and sketched in Fig. 2 -B. In the tonic spiking mode, trajectories solely visit the right branch of the mirrored hysteresis organizing the critical manifold, whereas in bursting mode trajectories alternate between the two branches.
The geometry of both behaviors is summarized in Fig. 2 -C. In tonic mode, for a fixed value of the ultra-slow variable z, the slow-fast subsystem possesses a single attractor on the right branch of the mirrored hysteresis: either a stable fixed point, for a large value of z (left plot), or a stable limit cycle, for a small value of z (right plot). For large initial values of z the model is therefore at quasi-steady state. In this case the ultra-slow dynamics (1c) forces z to decrease until the steady state looses stability and a spike is emitted along the newborn limit cycle. This in turn leads to a sharp increase of z, which immediately lets the steady state recover stability, and the model is forced back to quasi-steady state after a single spike.
In bursting mode, there exists a large range of values of the ultra-slow variable z in which the slow-fast subsystem exhibits bistability between a stable steady state on the left branch of the mirrored hysteresis and a limit cycle on the right branch of the mirrored hysteresis (center plot). Bursting arises from ultra-slow hysteretic evolution around this bistable region. (2) is drawn in black for a small value of z (that is, at the beginning of spikes/bursts) and in gray for a large value of z (that is, when the trajectory relaxes to rest). B. The mirrored hysteresis bifurcation diagram. C. The geometry of tonic spiking and bursting. The black dot denotes stable fixed point, the circle unstable fixed points. Stable limit cycles are drawn in blue.
For a large initial value of z the sole attractor is a stable steady state (left plot). The ultra-slow dynamics (1c) forces z to decrease. However, once in the bistable region, the model remains at quasi-steady state. Only for sufficiently small z the steady state looses stability and the trajectory converges toward the spiking limit cycle, which is now the sole attractor (left plot). On the limit cycle the ultra-slow dynamics (1c) forces z to increase. Again, all through the bistable region the system remains in the oscillatory mode and only for z sufficiently large the trajectory converges back to the quasi-steady state.
Normal forms are useful not only because they unmask the geometry underlying a given dynamical behavior, but also because they possess the minimum number of parameters to reproduce a family of behaviors of interest. As such they can also be implemented in physical devices more easily and robustly than the original biophysical model, yet, preserving the same geometric and input-output properties.
We showed in [13] that the mirrored hysteresis bifurcation diagram at the core of model (1) can be realized in the inputoutput diagram of Fig. 3 . Its basic ingredients are a nonmonotone nonlinearity cascaded with a saturation nonlinearity and a positive feedback loop around the saturation nonlinearity. The positive feedback loop transforms the saturation into a hysteresis [13, Proposition 1] , the non-monotone block creates a mirror of the resulting hysteretic characteristic.
Adding linear dynamical systems evolving on three sharply different timescales (Fig. 4) transforms the static diagram in Fig. 3 into a three-timescale dynamical system with the same 
III. ELECTRONIC IMPLEMENTATION
In this section we derive an electronic implementation of the diagram in Fig. 4 . The main active component is an NPN transistor. Its constitutive relations are given by Ebers-Moll equations [22] but, to simplify the analysis, we will model the transistor as a current source with current proportional to that of a diode standing at the base (see Fig. 5 ). Furthermore, we regard the diode as a perfect switch that opens whenever the base-emitter voltage is lower or equal to 0.6 V, and closes otherwise. Also, the minimal voltage between the collector and the emitter is equal to 0.1 V, a point at which the proportional relation among the base and emitter currents is lost.
A. Non-smooth analysis
The simplified transistor description leads to piecewise linear models that are easily dealt with using non-smooth analysis. To make the paper self contained, we recall some definitions and results. See [23] , [24] for further details.
Definition 1: [24, p. 27] Consider a function f : X → R with X a Banach space. The generalized directional derivative of f at x in the direction of ν, denoted f o (x; ν), is defined as
The generalized gradient of f at x, denoted ∂f (x), is a subset of the dual space X * given by
Here we will set X = R n and identify R n with its dual, so ∂f (x) is taken as a subset of R n . In this case we have: Theorem 1: [24, p. 63] Let f be Lipschitz near x and let Ω f be the set of points at which f fails to be differentiable. Suppose that S is any set of Lebesgue measure 0 in R n . Then, The smooth version of the implicit function theorem is a common tool for finding singular points in classical bifurcation theory. Let us present a non-smooth version for non-smooth problems. Consider a Lipschitz function H : R × R → R together with the equation
Suppose there is a pair (ŷ,ẑ) that solves (3) and
where ∂ z H is the generalized gradient with respect to z. The implicit function theorem [24, p. 256] states that there exists a neighborhood Y ofŷ and a Lipschitz function ζ : R → R such thatẑ = ζ(ŷ) and such that, for every y ∈ Y , H(y, ζ(y)) = 0 .
B. Voltage-controlled non-monotone characteristic
The non-monotone block of the circuit in Fig. 4 is realized as the difference of two monotone nonlinearities [13] . A common emitter NPN transistor configuration serves as a simple, natural saturation monotone nonlinearity (see Fig. 6 ). In view of the transistor model described above, the v y -v 1 characteristic takes the piecewise linear form where v cc = 5 V is the voltage at the power source,
is the voltage gain (the slope of the saturation), β ≈ 100 is the transistor's current gain and
Proj S1 is the operator that projects its argument into the set S 1 , that is,
For our particular S 1 , the projection translates into
The projection captures the fact that the diode does not conduct when v BE is below 0.6 V and that i C saturates when v CE reaches 0.1 V. To asses the quality of our estimation, we choose a set of parameters and compare (4) against the simulation obtained using ngspice (which implements Ebers-Moll equations). The results are shown in Fig. 6 .
The parallel interconnection achieving the non-monotone behavior is shown in Fig. 7 , left. Applying Kirchhoff's laws and the piecewise linear model for the transistor one obtains
with
(see Fig. 7, right) .
The characteristic (5) is non-monotone whenever strict extrema are present. Recall that a necessary condition for the 
with int S 1 and ∂S 1 the interior and the boundary of S 1 , respectively. Application of the chain rule to (5) gives
A necessary condition for 0 ∈ ∂v 4 is
This inequality imposes a set of conditions to be satisfied by the resistors R A1 , R A2 , R S , R B , R C and R E . When inequality (7) holds strictly (the equality does not happen in practice), the inclusion 0 ∈ ∂v 4 occurs at the boundary of S 1 , that is, at the points v y that satisfy g 1 (v y − 0.6) = 0 and g 1 (v y − 0.6) = v s1 .
We thus have the following points of interest for (5):
The computation of such points is again useful for choosing the appropriate resistors. The objective is to have the minimum occur as close as possible to v y = v cc /2 = 2.5 V , and to have the largest possible excursion along the v 4 axis. In the block realization in Fig. 4 , the output of the nonmonotone block is modulated by the unfolding parameter α. Such modulation is necessary to transition along the three possible characteristics in Fig. 2-C . The same modulation is achieved here by cascading a differential amplifier with the non-monotone characteristic. In this way, an external voltage can be used to the scale the input-output characteristic, as shown in Fig. 8 , left. We have
withR E = (β + 1)R E . The currents are thus
LetR C2 = βR C2 andR C3 = βR C3 . When i C3 does not saturate, i.e., when
where
The voltage v 4 is called the non-inverting input and v z the inverting one. The complete block is shown in Fig. 10 and the input-output characteristic is shown in Fig. 8 , right.
C. Hysteretic characteristic
The hysteretic block is built as the positive feedback of a basic saturation and a linear gain [13] . This is achieved at once with another differential amplifier. By letting v 5 be the inverting input, v 6 the non-inverting input and v x the output, we obtain, cf. (8), To illustrate the hysteretic behavior, the input v 5 is swept from 0 to 5V and back. A dotted line has been manually added to sketch the solutions that the numerical solver cannot find and which correspond to unstable steady states.
Positive feedback is then achieved simply by setting v 6 = v x , as shown in Fig. 9 . This results in the piecewise linear characteristic
It follows from the implicit function theorem that a necessary condition for the existence of singular points is 0 ∈ ∂F (v 5 , v x ), with the generalized gradient taken with respect to v x . Application of the chain rule to (9) gives
A necessary condition for 0 ∈ ∂F (v 5 , v x ) is thus g 7 ≥ 1. There are two points of singularity occurring at the boundary of S 3 . The first one is characterized by
which, together with the condition F (v 5 , v x ) = 0, gives
The other point of singularity is determined by
which gives
(see Fig. 9 ). For this block, the resistors were chosen so that the first and second singularities occur, respectively, at one and two thirds of the chosen voltage range of 5 V.
D. Voltage-controlled mirrored hysteresis
The cascade of the voltage-controlled non-monotone block and the hysteresis is shown in Fig. 10 . This interconnection realizes the block diagram in Fig. 3 . The circuit establishes the desired static behavior relating v x , v y and v z , that is, it implements a voltage characteristic that is topologically equivalent to the algebraic variety given by (2) . In other words, 
E. Burster
We now transform the static circuit in Fig. 10 into a dynamic circuit exhibiting the same qualitative dynamics as model (1) . The parasitic capacitances of the transistors provide the fast v x dynamics and set its corresponding timescale (cf. H f in Fig. 4) . The voltage v x is fed back to v y by means of a resistive voltage divider and a capacitor. The values of the resistors and the capacitor determine the timescale of the slow v y dynamics as well as the slope of its nullcline (cf. H s in Fig. 4 ). For bursting, we choose the resistors in such a way that this slope is small and the v y nullcline intersects both branches of the mirrored hysteresis, as in Fig. 2 . Fig. 11 confirms the qualitative equivalence of the circuit in Fig. 10 and model (1) . By sweeping v z we recover the same qualitative phase portraits of Fig. 2 -C left, which underlie the behavior simulated in Fig. 12 . A key ingredient in the bursting behavior is the bistability of the limit cycle and the node (Fig. 11b, red) . The presence of this phenomenon can be asserted by noting that the transition from the constant output (the stable node) to the oscillating behavior (the limit cycle) occurs at a higher value of v z than the one for the transition from the oscillating behavior back to the constant output. Bursting is finally achieved by feeding v x back to v z through the ultra slow filter H u . This is again realized with a voltage divider and a capacitor, but now the circuit's time-constant is chosen much larger. To ensure a robust operation, the output of H u is amplified so that v z exhibits a large swing. In fact it is the complement of v x that is passed through an amplifier with negative slope (this accounts for the sixth transistor). The complete circuit is shown in Fig. 14 
and its time response is
Voltage-controlled non monotone characteristic Hysteresis Fig. 10 : Circuit realizing the mirrored hysteresis in simulation. By suitably changing v z , the v y -v x characteristic can adopt the three forms portrayed on Fig. 11 (cf. the right part of Fig. 2 ).
(a) vz = 3.8 V . A saddle point, an unstable and a stable node are present (red). Only a stable node is present (blue). In both cases, almost all trajectories converge to the stable node.
(b) vz = 4.1 V . A saddle point, a stable limit cycle around an unstable node and a stable node coexist (red). The only attractor is a stable node (blue).
(c) vz = 4.7V . A stable limit cycle around an unstable node exists. Almost all trajectories converge to the limit cycle (red and blue). shown in Fig. 13 .
F. Spiker
Recall that the mirrored hysteresis captures both modes of operation: bursting and tonic spiking. Geometrically, the difference between the two behaviors is the locus of the stable fixed point, as sketched in Fig. 2 . In our circuit, we recover the same geometric picture by changing the slope of the v ynullcline via tuning of the resistance R i1 and R i2 . When the slope of the v y nullcline is sufficiently large this line solely intersects the left branch of the mirrored hysteresis at the transition between spiking and resting (see Figs. 11b and 11c, blue), thus destroying the possibility of the bistability underlying bursting. The model is in this case in the tonic spiking mode shown in Fig. 13 .
All the results of this section can be easily reproduced using the code provided in the appendix.
G. Modulation of excitability properties in electronic devices
The possibility of reliably switching between bursting and tonic spiking is relevant because it provides a means to modulate the input-output behavior of our circuit. The output is the fast capacitor voltage v x . We introduce inputs by adding a current source i app at the node labeled v z in Fig. 14. The injected current corresponds to u in (1). Sufficiently large positive applied currents set the circuit in a stable resting state, both in the tonic and bursting modes. The resting state is however excitable: the response to excitatory (that is, negative for our circuit) input is large and highly nonlinear (spiking), reflecting the latent nonlinear dynamics of the circuit (Fig. 15) . (Fig. 14) and is depicted in black. The response of the output voltage v x to different current steps when in tonic and bursting mode is depicted in blue and red, respectively.
Excitability is sharply different in tonic and bursting modes [7] . The tonic mode is characterized by a quasi-linear coding of incoming inputs: the response of the circuit lasts only as long as the excitatory input is applied and the elicited spiking frequency is roughly proportional to the magnitude of the excitatory inputs. On the contrary, the bursting mode is characterized by a nonlinear detection mechanism of incoming inputs: the response of the circuit lasts for a fixed amount of time that can outlast the length of the excitatory stimuli (memory) and the elicited frequency is roughly independent of the input magnitude. Excitability in bursting mode serves as a bell ring signaling the arrival of new incoming inputs (for instance an unexpected sensory stimulus), whereas excitability in tonic mode serves as a frequency-coding mechanism to transmit information about those inputs. The possibility of switching between the two modes is widespread in the brain [7] , [8] .
Our circuit exhibits the same behavioral transition. In the tonic mode the voltage output response roughly codifies the input current step magnitude (Fig. 15A ). In the bursting mode it responds with bursts whose length and interspike frequency are virtually independent of the magnitude of the input current (Fig. 15B) .
IV. REAL-WORLD IMPLEMENTATION
The real circuit was built using the same methodology used for designing the simulated circuit. First, a non-monotone block was built as in Section III-B. Using the formulas in that section, the resistors were tuned so that the local minimum occurs at half the voltage range, 2.5 V . The output of the non-monotone block was connected to a differential amplifier without much difference with the simulated design. A hysteretic characteristic was implemented by means of a differential amplifier in positive feedback. Again, the resistors were chosen in order to have have a symmetric characteristic with a large swing in v x . The direct interconnection of the voltage-controlled block and the hysteresis did not work as expected, the main reason being the fact that the hysteretical block draws a non-negligible current from the non-monotone block and changes its behavior (a phenomenon usually referred to as loading). To overcome this issue, an extra transistor in an emitter-follower configuration was inserted between these two blocks. In this configuration, the extra transistor presents high input and low output impedances, allowing the hysteretical block to be driven by the non-monotone block, but preventing the hysteretical block from affecting the behavior of the non-monotone block. This effectively overcomes the loading problem and simplifies the tuning of the circuit parameters, but induces a stiffer characteristic.
The resulting circuit is depicted on the upper half of the circuit shown in Fig. 16 . The voltage-controlled non-monotone block is composed of transistors Q1-Q3, the emitter-follower transistor corresponds to Q4 and the hysteretical block is formed by transistors Q5-Q6. The behaviour is shown in Fig. 17 . It can be seen that the responses are indeed stiffer than the simulated ones, but remain qualitatively equivalent to the mirrored hysteresis of Figs. 2-C.
The v y -v x feedback loop is closed by means of another transistor in a common-emitter configuration, Q7, with a response similar to the one depicted in Fig. 6 . The negative slope presented by this block is corrected by taking the complementary output of v x at the collector of Q6, instead of v x itself at the collector of Q5. The 11 nF ceramic capacitor and the 100 kΩ potentiometer set the slow time-scale. The potentiometer also permits to adjust the slope of the v ynullcline in a similar way as in Fig. 11 . Indeed, by properly adjusting the potentiometer, it is possible to set the circuit either in bursting or in tonic spiking mode.
Closing the v z -v x loop is slightly more complicated. First, an emitter-follower, Q8, is used for the same impedancematching purposes as before. A 10 µF electrolytic capacitor and a 5.6 kΩ resistor set the ultra slow time-scale. The output of the ultra slow filter is then connected to a two-stage amplifier, Q9-Q10, that works as a signal conditioner which translates the voltage change in v x that arises when transitioning from the upper stable equilibrium (∼4 V) to the stable limit cycle (∼3 V, average), into the voltage change required in v z for transitioning between the mirrored hysteresis of Fig. 17c (2.7 V) and Fig. 17a (0.8 V) . The desired bursting and tonic spiking modes are finally shown in Fig. 18 . As explained above, it is possible to smoothly transition from one mode to the other simply by adjusting the 100 kΩ potentiometer.
It is worth mentioning that the circuit was built using common low-cost components. All the transistors have part number 2N2222. The resistors have precision tolerances of 5 %, while the capacitors have precision tolerances of 10 %. The low precision of the components attests to the intrinsic robust nature of the singularity approach. To further asses the robustness of the design, the transistors where randomly swapped. The resulting responses were virtually indistinguishable.
V. CONCLUSION AND PERSPECTIVES
A. A robust geometric neuromorphic circuit design methodology
Instead of relying on fine, non-constructive parameter tuning, the design methodology introduced in this paper allows to implement desired behaviors in electronic circuits from the geometrical inspection of the static characteristic of suitable sub-circuits. The proposed methodology is a direct application of the geometric analysis of neuronal behaviors in [9] , [10] and of the realization theory in [13] . The main extension was the use of non-smooth analysis to cope with the switching behavior typical of electronic devices. When applied to the biological transition between tonic spiking and bursting the result of the proposed methodology is a compact six-transistor ngspice model that only requires four additional transistors for a robust, low-cost component, real-world implementation.
B. Reliable excitability modulation in neuromorphic circuits
Because the same geometry of high-dimensional neuron models is being enforced, it is natural to expect that the proposed methodology enforces the same input-output behavior. The transition between tonic spiking and bursting is associated with a switch in excitability type from linear input coding to nonlinear input detection that plays a fundamental role in brain functions. The same qualitative transition is reliably reproduced in the designed neuromorphic devices. Other excitability transitions could robustly and efficiently be implemented following the same geometric methodology, which provides the main advantage with respect to available neuromorphic circuit design methods.
C. Perspective
The possibility of implementing the transition between distinct excitability types in simple, inexpensive, and robust neuromorphic circuits opens the path, for instance, to the design of neuromorphic sensors inspired by the thalamus, the main sensory hub in the central nervous system, where this transition plays a major role in the efficient coding of sensory stimuli [7] .
In terms of computational capabilities, spike-based neural networks offer several promising features such as selective attention [25] and homeostasis [26] .
More generally, because virtually any higher-level brain function relies on the modulation of spiking and the excitability property at the single neuron level [8] , the designed circuit potentially provides a novel building block for any neuromorphic circuit in which neuromodulation is essential. Fig. 11 ).
